


# M27C160

# 16 Megabit (2Meg x 8 or 1Meg x 16) UV EPROM and OTP EPROM

- FAST ACCESS TIME: 90ns
- WORD-WIDE or BYTE-WIDE CONFIGURABLE
- 16 Megabit MASK ROM COMPATIBLE
- LOW POWER CONSUMPTION
  - Active Current 70mA at 8MHz
  - Standby Current 100µA
- PROGRAMMING VOLTAGE 12.5V±0.3V
- PROGRAMMING TIME of AROUND 50sec. (PRESTO III ALGORITHM)



# DESCRIPTION

The M27C160 is a 16 Megabit UV erasable and electrically programmable EPROM ideally suited for microprocessor systems requiring large data or program storage. It is organised as either 2Meg words of 8 bit or 1Meg words of 16 bit. The pin-out is compatible with a 16 Megabit Mask ROM.


The Window Ceramic Frit-Seal package has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written rapidly to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C160 is offered in 44 pin Plastic Small Outline package.

Table	1.	Signal	Names
-------	----	--------	-------

A0 - A19	Address Inputs
Q0 - Q7	Data Outputs
Q8 - Q14	Data Outputs
Q15A-1	Data Output / Address Input
Ē	Chip Enable
G	Output Enable
BYTEVPP	Byte Mode / Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

# Figure 1. Logic Diagram



A18 [ 1 A17 [ 2 A7 [ 3 A6 [ 4 A5 [ 5 A4 [ 6 A3 [ 7 A2 [ 8 A1 [ 9 A0 [ 1 Ē [ 1 V <u>SS</u> [ 1 G [ 1	0 1 M27C160 2 3	42 A19 41 A8 40 A9 39 A10 38 A11 37 A12 36 A13 35 A14 34 A15 33 A16 32 BYTEVPP 31 VSS 30 Q15A-1
		Г
		Г
		34 🛛 A15
	N/17/11/60	
	1	
V <u>SS</u> [ 1	2	31 🛛 V <sub>SS</sub>
G 🛽 1	3	
Q0 🛾 1		29 <b>]</b> Q7
Q8 🚺 1		28 <b>]</b> Q14
Q1 🛾 1		27 <b>]</b> Q6
Q9 🛾 1		26 <b>]</b> Q13
Q2 🛾 1		25 🛛 Q5
Q10 🛽 1	9	24 <b>]</b> Q12
Q3 🛾 2		23 🛛 Q4
Q11 <b>[</b> 2	1	22 VCC
	Al	00740

Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections

Warning: NC = Not Connected

# Table 2. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	–50 to 125	°C
T <sub>STG</sub>	Storage Temperature	–65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltages (except A9)	–2 to 7	V
V <sub>CC</sub>	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	–2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	–2 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.



Mode	Ē	G	BYTEVPP	A9	Q0 - Q7	Q8 - Q14	Q15A-1
Read Word-wide	VIL	VIL	V <sub>IH</sub>	Х	Data Out	Data Out	Data Out
Read Byte-wide Upper	VIL	VIL	VIL	Х	Data Out	Hi-Z	ViH
Read Byte-wide Lower	VIL	VIL	V <sub>IL</sub>	Х	Data Out	Hi-Z	V <sub>IL</sub>
Output Disable	VIL	VIH	Х	Х	Hi-Z	Hi-Z	Hi-Z
Program	V <sub>IL</sub> Pulse	VIH	V <sub>PP</sub>	Х	Data In	Data In	Data In
Verify	VIH	VIL	V <sub>PP</sub>	Х	Data Out	Data Out	Data Out
Program Inhibit	V <sub>IH</sub>	VIH	V <sub>PP</sub>	Х	Hi-Z	Hi-Z	Hi-Z
Standby	Vih	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Electronic Signature	VIL	VIL	VIH	VID	Codes	Codes	Code

### Table 3. Operating Modes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ 

 Table 4. Electronic Signature

Identifier	A0	Q7 or Q15	Q6 or Q14	Q5 or Q13	Q4 or Q12	Q3 or Q11	Q2 or Q10	Q1 or Q9	Q0 or Q8	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	Vih	1	0	1	1	0	0	0	1	B1h

# **DEVICE OPERATION**

The operating modes of the M27C160 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for  $V_{PP}$  and 12V on A9 for the Electronic Signature.

# Read Mode

The M27C160 has two organisations, Word-wide and Byte-wide. The organisation is selected by the signal level on the BYTEV<sub>PP</sub> pin. When BYTEV<sub>PP</sub> is at V<sub>IH</sub> the Word-wide organisation is selected and the Q15A-1 pin is used for Q15 Data Output. When the BYTEV<sub>PP</sub> pin is at V<sub>IL</sub> the Byte-wide organisation is selected and the Q15A-1 pin is used for the Address Input A-1. When the memory is logically regarded as 16 bit wide, but read in the Byte-wide organisation, then with A-1 at V<sub>IL</sub> the lower 8 bits of the 16 bit data are selected and with A-1 at V<sub>IH</sub> the upper 8 bits of the 16 bit data are selected. The M27C160 has two control functions, both of which must be logically active in order to obtain data at the outputs. In addition the Word-wide or Byte- wide organisation must be selected.

Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address access time (tAVQV) is equal to the delay from  $\overline{E}$  to output (t<sub>ELQV</sub>). Data is available at the output after a delay of t<sub>GLQV</sub> from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least t<sub>AVQV</sub>-t<sub>GLQV</sub>.

# **Standby Mode**


The M27C160 has a standby mode which reduces the active current from 50mA to  $100\mu$ A. The M27C160 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.



Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform






Table 6. Capacitance <sup>(1)</sup> ( $T_A = 25 \circ C$ , f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Мах	Unit
C <sub>IN</sub>	Input Capacitance (except BYTEVPP)	$V_{IN} = 0V$		10	pF
CIN	Input Capacitance (BYTEVPP)	$V_{IN} = 0V$		120	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$		12	pF

**Note:** 1. Sampled only, not 100% tested.

# **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows :

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.



# Table 7. Read Mode DC Characteristics<sup>(1)</sup>

(T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 5V  $\pm$  10%; V<sub>PP</sub> = V<sub>CC</sub>)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	Input Leakage Current $0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
lcc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 8Mhz$		70	mA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
Icc2	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> – 0.2V		100	μA
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μA
los	Output Short Circuit Current	Note 2 and 3		100	mA
VIL	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub> <sup>(4)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

3. Output shortcircuited for no more than one second. No more than one output shorted at a time.

4. Maximum DC voltage on Output is  $V_{CC}$  +0.5V.

#### System Considerations

The power switching characteristics of Advanced CMOS EPROMs require carefull decoupling of the supplies to the devices. The supply current  $I_{CC}$  has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of E.

The magnitude of the transient current peaks is dependanton the capacititive and inductive loading of the device outputs. The associated transient voltage peaks can be supressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a  $0.1\mu$ F ceramic capacitor is used on every device between V<sub>CC</sub> and V<sub>SS</sub>. This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a  $4.7\mu$ F electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices.

This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

# Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C160 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27C160 is in the programming mode when  $V_{pp}$  input is at 12.5V,  $\overline{G}$  is at  $V_{IH}$  and  $\overline{E}$  is pulsed to  $V_{IL}$ . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.  $V_{CC}$  is specified to be 6.25V  $\pm$  0.25V.




# Table 8. Read Mode AC Characteristics<sup>(1)</sup>

(T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 5V  $\pm$  10%; V<sub>PP</sub> = V<sub>CC</sub>)

							M27	C160				
Symbol	Alt	Parameter	Test Condition	-9	-90 -100 -120			20	-150		Unit	
				Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E}=V_{IL},\ \overline{G}=V_{IL}$		90		100		120		150	ns
tвнqv	ts⊤	BYTE High to Output Valid	$\overline{E}=V_{IL},\ \overline{G}=V_{IL}$		90		100		120		150	ns
tELQV	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{\text{IL}}$		90		100		120		150	ns
tGLQV	toe	Output Enable Low to Output Valid	$\overline{E}=V_{IL}$		45		50		60		60	ns
t <sub>BLQZ</sub> <sup>(2)</sup>	t <sub>STD</sub>	BYTE Low to Output Hi-Z	$\overline{E}=V_{IL},\ \overline{G}=V_{IL}$		30		40		50		50	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	tDF	Chip Enable High to Output Hi-Z	$\overline{G} = V_{\text{IL}}$	0	30	0	40	0	50	0	50	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	40	0	50	0	50	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	5		5		5		5		ns
t <sub>BLQX</sub>	tон	BYTE Low to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	5		5		5		5		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.





Note:  $\overline{BYTE}V_{PP} = V_{IH}$ 







Figure 6. Byte-Wide Read Mode AC Waveforms

Note:  $\overline{\text{BYTE}}V_{PP} = V_{IL}$ 





**Note:**  $\overline{E}$  and  $\overline{G} = V_{IL}$ 



# Table 9. Programming Mode DC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = $6.25V \pm 0.25V$ ; V<sub>PP</sub> = $12.5V \pm 0.3V$ )

Symbol	Parameter Test Condition		Min	Max	Unit
ILI	Input Leakage Current	$0 \leq V_{IN} \leq V_{CC}$		±1	μA
Icc	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.4	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = –2.5mA	3.5		V
VID	A9 Voltage		11.5	12.5	V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

# Table 10. Programming Mode AC Characteristics $^{(1)}$ (T\_A = 25 °C; V\_{CC} = 6.25V $\pm$ 0.25V; V\_{PP} = 12.5V $\pm$ 0.3V)

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low		2		μs
t <sub>QVEL</sub>	t <sub>DS</sub>	Input Valid to Chip Enable Low		2		μs
tvphav	t <sub>VPS</sub>	V <sub>PP</sub> High to Address Valid		2		μs
t <sub>VCHAV</sub>	tvcs	V <sub>CC</sub> High to Address Valid		2		μs
t <sub>ELEH</sub>	t <sub>PW</sub>	Chip Enable Program Pulse Width		45	55	μs
t <sub>EHQX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition		2		μs
t <sub>QXGL</sub>	toes	Input Transition to Output Enable Low		2		μs
tGLQV	toE	Output Enable Low to Output Valid			120	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DFP</sub>	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.







Figure 8. Programming and Verify Modes AC Waveforms

Figure 9. Programming Flowchart



# PRESTO III Programming Algorithm

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 52.5 seconds. Programming with PRESTO III consists of applying a sequence of 50µs program pulses to each word until a correct verify occurs (see Figure 9). During programing and verify operation a MARGIN MODE circuit is automatically activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the neccessary margin to each programmed cell.

# **Program Inhibit**

Programming of multiple M27C160s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C160 may be common. A TTL low level pulse applied to a M27C160's  $\overline{E}$  input and V<sub>PP</sub> at 12.5V, will program that M27C160. A high level  $\overline{E}$  input inhibits the other M27C160s from being programmed.

# **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{E}$  at V<sub>IH</sub> and  $\overline{G}$  at V<sub>IL</sub>, V<sub>PP</sub> at 12.5V and V<sub>CC</sub> at 6.25V.



#### **On-Board Programming**

The M27C160 can be directly programmed in the application circuit. See the relevant Application Note AN620.

#### **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$  ambient temperature range that is required when programming the M27C160. To activate the ES mode, the programming equipmentmust force 11.5V to 12.5V on address line A9 of the M27C160, with VPP=Vcc=5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode.


Byte 0 (A0= $V_{IL}$ ) represents the manufacturer code and byte 1 (A0= $V_{IH}$ ) the device identifier code. For the SGS-THOMSON M27C160, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

### **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27C160 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C160 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C160 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C160 window to prevent unintentional erasure. The recommended erasure procedure for M27C160 is exposure to short wave ultraviolet light which has a wavelength of 2537 A. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000  $\mu$ W/cm<sup>2</sup> power rating. The M27C160 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure



# **ORDERING INFORMATION SCHEME**




For a list of available options (Speed, Package, etc...) refer to the current Memory Shortform catalogue. For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.



Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.27	1.52		0.050	0.060
С		0.22	0.31		0.009	0.012
D			54.81			2.158
E		15.40	15.80		0.606	0.622
E1		14.50	14.90		0.571	0.587
e1	2.54	-	-	0.100	-	_
e3	50.80	-	-	2.000	-	_
eA		16.17	18.32		0.637	0.721
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
К		9.32	9.47		0.367	0.373
K1		11.30	11.56		0.445	0.455
α		4°	15°		4°	15°

# FDIP42W - 42 pin Ceramic Frit-seal DIP, with window

FDIP42W



SGS-THOMSON


57

Drawing is not to scale

Symb	mm			inches		
	Тур	Min	Мах	Тур	Min	Мах
А		2.42	2.62		0.095	0.103
A1		0.22	0.23		0.009	0.010
A2		2.25	2.35		0.089	0.093
В			0.50			0.020
С		0.10	0.25		0.004	0.010
D		28.10	28.30		1.106	1.114
E		13.20	13.40		0.520	0.528
е	1.27	-	-	0.050	_	_
Н		15.90	16.10		0.626	0.634
L	0.80	-	-	0.031	-	_
α	3°	_	_	3°	_	_
N	44			44		
СР			0.10			0.004

# SO44 - 44 lead Plastic Small Outline, 525 mils body width

SO44



Drawing is not to scale



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



14/14